[proxy]
docs.kernel.org
—
← back
|
site home
|
direct (HTTPS) ↗
|
proxy home
|
◑ dark
◐ light
English
Chinese (Simplified)
Chinese (Traditional)
CPU Architectures
¶
These books provide programming details about architecture-specific implementation.
ARC architecture
Linux kernel for ARC processors
Feature status on arc architecture
ARM Architecture
ARM Linux 2.6 and upper
Booting ARM Linux
Cluster-wide Power-up/power-down race avoidance algorithm
Interface for registering and calling firmware-specific operations for ARM
Interrupts
Kernel mode NEON
Kernel-provided User Helpers
Kernel Memory Layout on ARM Linux
Memory alignment
ARM TCM (Tightly-Coupled Memory) handling in Linux
Kernel initialisation parameters on ARM Linux
Software emulation of deprecated SWP instruction (CONFIG_SWP_EMULATE)
The Unified Extensible Firmware Interface (UEFI)
vlocks for Bare-Metal Mutual Exclusion
Porting
Feature status on arm architecture
SoC-specific documents
ARM64 Architecture
ACPI Tables
Activity Monitors Unit (AMU) extension in AArch64 Linux
ACPI on Arm systems
Arm Confidential Compute Architecture
Asymmetric 32-bit SoCs
Booting AArch64 Linux
ARM64 CPU Feature Registers
CPU Hotplug and ACPI
ARM64 ELF hwcaps
Guarded Control Stack support for AArch64 Linux
HugeTLBpage on ARM64
crashkernel memory reservation on arm64
Legacy instructions
Memory Layout on AArch64 Linux
Memory Tagging Extension (MTE) in AArch64 Linux
Memory copy/set instructions (MOPS)
Perf
Pointer authentication in AArch64 Linux
Kernel page table dump
Silicon Errata and Software Workarounds
Scalable Matrix Extension support for AArch64 Linux
Scalable Vector Extension support for AArch64 Linux
AArch64 TAGGED ADDRESS ABI
Tagged virtual addresses in AArch64 Linux
Feature status on arm64 architecture
LoongArch Architecture
1. Introduction to LoongArch
2. Booting Linux/LoongArch
3. IRQ chip model (hierarchy) of LoongArch
4. Feature status on loongarch architecture
m68k Architecture
Command Line Options for Linux/m68k
Amiga Buddha and Catweasel IDE Driver
Feature status on m68k architecture
MIPS-specific Documentation
1. BMIPS DeviceTree Booting
2. Ingenic JZ47xx SoCs Timer/Counter Unit hardware
3. Feature status on mips architecture
Nios II Specific Documentation
1. Linux on the Nios II architecture
2. Feature status on nios2 architecture
OpenRISC Architecture
OpenRISC Linux
TODO
Feature status on openrisc architecture
PA-RISC Architecture
PA-RISC Debugging
Register Usage for Linux/PA-RISC
Feature status on parisc architecture
powerpc
NUMA resource associativity
DeviceTree Booting
The PowerPC boot wrapper
CPU Families
CPU Features
DAWR issues on POWER9
DEXCR (Dynamic Execution Control Register)
DSCR (Data Stream Control Register)
PCI Bus EEH Error Recovery
POWERPC ELF HWCAPs
ELF Note PowerPC Namespace
Firmware-Assisted Dump
HTM (Hardware Trace Macro)
HVCS IBM “Hypervisor Virtual Console Server” Installation Guide
IMC (In-Memory Collection Counters)
CPU to ISA Version Mapping
KASLR for Freescale BookE32
Linux 2.6.x on MPC52xx family
Nested KVM on POWER
Hypercall Op-codes (hcalls)
PCI Express I/O Virtualization Resource on Powerenv
PMU Event Based Branches
Ptrace
Freescale QUICC Engine Firmware Uploading
Power Architecture 64-bit Linux system call ABI
Transactional Memory support
Protected Execution Facility
Virtual Accelerator Switchboard (VAS) userspace API
VCPU Dispatch Statistics
Device DAX
DTL (Dispatch Trace Log)
Feature status on powerpc architecture
RISC-V architecture
ACPI on RISC-V
RISC-V Kernel Boot Requirements and Constraints
Boot image header in RISC-V Linux
Virtual Memory Layout on RISC-V Linux
RISC-V Hardware Probing Interface
arch/riscv maintenance guidelines for developers
RISC-V Linux User ABI
Vector Extension Support for RISC-V Linux
Concurrent Modification and Execution of Instructions (CMODX) for RISC-V Linux
Tracking indirect control transfers on RISC-V Linux
Shadow stack to protect function returns on RISC-V Linux
Feature status on riscv architecture
s390 Architecture
Linux for S/390 and zSeries
IBM 3270 Display System support
S/390 driver model interfaces
Memory Management
Linux API for read access to z/VM Monitor Records
IBM s390 QDIO Ethernet Driver
S390 Debug Feature
Adjunct Processor (AP) facility
VFIO AP Locks Overview
vfio-ccw: the basic infrastructure
The s390 SCSI dump tool (zfcpdump)
S/390 common I/O-Layer
S/390 PCI
ibm 3270 changelog
ibm 3270 config3270.sh
Feature status on s390 architecture
SuperH Interfaces Guide
DeviceTree Booting
Adding a new board to LinuxSH
Notes on register bank usage in the kernel
Feature status on sh architecture
Memory Management
Machine Specific Interfaces
Busses
Sparc Architecture
Steps for sending ‘break’ on sunhv console
Application Data Integrity (ADI)
Oracle Data Analytics Accelerator (DAX)
Feature status on sparc architecture
x86-specific Documentation
1. The Linux/x86 Boot Protocol
2. DeviceTree Booting
3. x86 Feature Flags
4. x86 Topology
5. Kernel level exception handling
6. Kernel Stacks
7. Kernel Entries
8. Early Printk
9. ORC unwinder
10. Zero Page
11. The TLB
12. MTRR (Memory Type Range Register) control
13. PAT (Page Attribute Table)
14. Hardware-Feedback Interface for scheduling on Intel Hardware
15. Control-flow Enforcement Technology (CET) Shadow Stack
16. x86 IOMMU Support
17. Intel(R) TXT Overview
18. Debugging AMD Zen systems
19. AMD Memory Encryption
20. AMD HSMP interface
21. Hardware Feedback Interface For Hetero Core Scheduling On AMD Platform
22. Intel Trust Domain Extensions (TDX)
23. Page Table Isolation (PTI)
24. Microarchitectural Data Sampling (MDS) mitigation
25. The Linux Microcode Loader
26. TSX Async Abort (TAA) mitigation
27. Bus lock detection and handling
28. USB Legacy support
29. i386 Support
30. x86_64 Support
31. In-Field Scan
32. Shared Virtual Addressing (SVA) with ENQCMD
33. Software Guard eXtensions (SGX)
34. Feature status on x86 architecture
35. x86-specific ELF Auxiliary Vectors
36. Using XSTATE features in user space applications
Xtensa Architecture
Atomic Operation Control (ATOMCTL) Register
Passing boot parameters to the kernel
MMUv3 initialization sequence
Feature status on xtensa architecture